With the existing circuit topologies, the conventional multi-stage amplifiers (MSA) can only achieve low gain-bandwidths (<5 MHz) and low slew rates (<10 V/µs). These specifications are not satisfied by most operational amplifier (OPA) related circuit designers. To solve this issue, a novel enhanced scheme of multi-stage (ESMS) amplifier is proposed by this study. The scheme of the proposed ESMS includes a recycling frequency cascade (RFC) amplifier with a shunt current source and high-speed current mirrors, a high-speed block (HSB), and a high-gain block (HGB). Briefly, the circuitry mechanism of the ESMS amplifier demonstrates two key functions. Firstly, when an input signal is feeding into the first stage, the RFC amplifier along with the shunt current source and the current mirrors, play an important role to enhance the slew rate. Secondly, as the signal goes to the consecutive stage, low and medium frequency signals go through to the direct-coupled high-gain block (HGB), and the high-frequency signal goes to the high-speed block (HSB). Thus, the total DC gain and gain-bandwidth are improved. To test the gain-bandwidth and slew rate characteristics, the proposed ESMS amplifier was simulated by using a TSMC 0.18-µm CMOS process standard technology with a 1.8 V power supply. The results of the experiment showed that when driving a 5-pF/1-k load, the proposed ESMS amplifier achieved 105.5 dB DC gain, 231.77 MHz gain-bandwidth, and 13.25 V/µs average slew rate. Compared to the NMC amplifier, one of the most well-known conventional MSAs, the proposed ESMS amplifier boosted the gain-bandwidth by 55.32 times and improved the average slew rate by 1.55 times.
I. INTRODUCTION
Operational amplifiers (OPAs) are one of the main building blocks in several analog circuits and applications. Generally, OPAs are operating in low-voltage conditions, and they are required to have high gain, large bandwidth, and high slew rate, simultaneously. To realize these specifications, in the past few decades, circuit designers have intensively studied The associate editor coordinating the review of this manuscript and approving it for publication was Mitra Mirhassani. and designed multi-stage amplifiers trying to figure out some better performances [1] - [14] , [20] - [32] . With the previously reported circuit topologies, multi-stage amplifiers can only achieve low gain-bandwidths (<5 MHz) and slew rates (<10 V/µs). Accompany with the extensive use of deep submicron technology, the requirement for reducing the device size becomes a critical issue to the circuit designers; usually, the low-level supply voltage has these specific characteristics about reducing the voltage gain and lowering the output swing [33] . Thus, multi-stage amplifiers are used for boosting gains by increasing the straight-forward number of gain stages [1] - [5] . Moreover, frequency-compensation technique is applied for improving the closed-loop stability [6] - [10] .
Recently, a recycling folded cascode (RFC) amplifier was presented for enhancing the performance of traditional folded cascode (FC) amplifiers [15] . The RFC amplifier can achieve high gain, high slew rate, large gain-bandwidth, and large signal-swing with low-voltage CMOS processes. With these merits, the RFC amplifier has been frequently adopted in several analog circuits [16] .
To enhance the DC gain and slew rate of conventional multi-stage amplifiers, in this paper, we proposed a novel enhanced scheme of multi-stage (ESMS) amplifier. The scheme of this circuitry mechanism is as follows. Firstly, it applies an RFC structure as the first-stage amplifier. And, a high-speed current mirror and shunt current source are included in that amplifier. Secondly, with the high-speed current mirror, the non-dominant poles at the current-mirror node of the RFC amplifier are canceled. And, the nondominant poles in the first-stage amplifier are moved to high-frequency spectrum. Thirdly, the shunt current source ( Figure 1 ) increases the first-stage transconductance by splitting the transistors of the current mirror in Figure 1 . Hence, the gain-bandwidth and slew rate of this ESMS amplifier is enhanced.
The major proposes of this new ESMS amplifier are to investigate superior gain-bandwidth and good slew rate performances compared to the reported multi-stage amplifiers. Therefore, reviewing the listed literature to set-up a sound circuitry theory is becoming a must.
Recently, in pursuing better OPA's electric performances, some multi-stage amplifier designs and various compensation techniques have been reported [1]- [10] . Damping-factor control frequency compensation (DFCFC) improved the gainbandwidth by removing the Miller capacitor connected to the output of the amplifier [3] , [4] . Active-feedback frequency compensation (AFFC) adopting a high-speed feedback path for high-frequency signal propagation enhanced the gain-bandwidth [6] . Dual-path amplifier topology with a dual-loop parallel compensation (DLPC) technique enhanced the gain-bandwidth by removing all passive-capacitive feedback networks connected to the output of a three-stage amplifier [7] . Transconductance with capacitance feedback compensation (TCFC) adopted a negative feedback by adding a transconductance stage and two capacitors to a three-stage amplifier improved the stability [8] . However, the abovementioned compensation techniques can only marginally improve the gain-bandwidth without affecting stability.
According to previous discussions, several techniques have been applied in multi-stage amplifiers design to achieve better performances [1] - [10] . Among them, the nested-Miller compensation (NMC) was a simple technique that can stabilize multi-stage amplifiers and achieved general improvements in OPA design, as shown in Figure 1 [3]- [5] . With a further examination, the NMC is a straightforward compensation technique based on the pole-splitting method for multi-stage amplifiers. However, its drawback is lacking good bandwidth when the numbers of gain stages increased [6] .
To compensate NMC's drawback, the AFFC technique was reported [6] . The AFFC used an active-capacitive feedback network in which an active positive gain stage was added in series with the dominant compensation capacitor. Thus, the size of the required compensation capacitor was significantly reduced in comparison with the passive compensation topologies. Moreover, in AFFC amplifier, the high-speed block directs the high-frequency signal to the output node and bypass the low and medium frequency signals through highgain stages. Therefore, the bandwidth of the amplifier can be enhanced.
The AFFC technique did not only reduced the physical dimensions of the amplifier but also improved its bandwidth and transient responses; therefore, the AFFC technique was adopted this new ESMS amplifier as shown in Figure 3 . From Figure 3 (a), although the RFC amplifier in the first gain stage is arranged with a shunt current source to achieve a better slew rate, however, the gain-bandwidth is still insufficient. Based on the above discussion, we then adopted the AFFC compensation technique to enhance the gain-bandwidth performance.
This paper is organized as follows: The principle of the proposed new ESMS amplifier is discussed in section II. In section III, the circuit implementation and experimental results are presented. Finally, conclusions are drawn in section IV.
II. PRINCIPLE OF THE PROPOSED ENHANCED SCHEME OF MULTI-STAGE AMPLIFIER
The control flow chart of the proposed novel enhanced scheme of multi-stage (ESMS) amplifier is shown in Figure 2 . The structure of this proposed novel enhanced scheme of multi-stage (ESMS) amplifier is shown in Figure 3 (a). From Figure 3 (a), the major combination of this ESMS amplifier is an RFC amplifier with one shunt current source, two highspeed current mirrors, a high-gain block, and a high-speed block. The high-gain block (HGB) is composed of two gain stages cascaded together to enhance the DC gain. The high-speed block (HSB) is composed of a feedforward stage (FFS) and a feedback stage (FBS) connected in series with a compensation capacitor C a . Besides, the HSB directs the highfrequency signal to the output node, and bypass the low and medium frequency signals through HGB. Therefore, the gain-bandwidth of this ESMS amplifier can be enhanced.
However, the slow-response gain stages in the HGB are bypassed during the entire negative-feedback action at high frequencies. Thus, the HGB does not affect the speed of the proposed ESMS amplifier [6] .
To further achieve stability and simplicity simultaneously, the nested-Miller compensation (NMC) amplifier, one of the most well-known MSAs, is adopted in the proposed ESMS amplifier. In the NMC circuit (Figure 1 ), the first gain stage is implemented by using an FC (Frequency Compensation) amplifier with transistors M 0 -M 8 . Transistors M 3 and M 4 conduct maximum current. Therefore, they have the largest transconductance. However, these two transistors are limited to providing a folding node for the small-signal current that generated by the input drivers, M 1 and M 2 [15] . Transistors M 9 -M 12 are served as a current mirror to the second gain stage. The third gain stage is the output stage with a capacitive load formed by M 13 and M 14 .
In Figure 3 (a), the first-stage amplifier is based on the RFC structure. If the transconductance of the traditional FC and first-stage amplifiers are g m and g m1 , respectively, the output resistance, R 1 , can be expressed as [15] :
From (1) and (2), it can be observed that the gain of the first stage amplifier is enhanced compared to that of an FC amplifier.
For the second gain stage, the HGB is implemented by a two-stage nested-Miller amplifier [18] . In the equivalent small-signal model, R 1 , R 2 , and R 3 are the output resistances of the first, second, and third stage amplifiers, respectively. C m and C a are compensation capacitors, and C L is the load capacitor.
From the small-signal model analysis, the loop transfer function can be expressed as:
where, g mi is defined as the respective transcendence of the i-th gain stage.
The DC gain A dc is given by
The dominant pole, p −3dB can be expressed as:
From (3), the LHP zero, Z LHP , created to boost the phase margin of the amplifier is given by
Moreover, the location of the non-dominant poles, p 2,3 and the corresponding Q value can be derived from (3) as:
From (7), the non-dominant poles, p 2,3 , can be pushed to high frequencies by adjusting g ma , g mf , and C a for improving the gain-bandwidth.
The schematic of this new ESMS amplifier is presented in Figure 4 . The first stage is based on an RFC amplifier with a high-speed current mirror and shunts current source. The input drivers, M 1 , and M 2 (Figure 1) , are split in half to produce transistors M 1a , M 1b , M 2a and M 2b (Figure 4) . M 3 and M 4 (Figure 1 ) are split to form current mirrors M 3a : M 3b and M 4a : M 4b (Figure 4 ). The improved RFC (IRFC) structure has been discussed recently and its features have considerable freedom (factor M) due to the shunt current sources [17] . The size ratio of transistors M 3a : M 3b : M 3c is like that of transistors M 4a : M 4b : M 4c , which is K:1:M (Figure 4 ).
If the FC has a slew rate, SR FC , the corresponding slew rate of the IRFC is given by
Based on the analysis in [17] , according to the numerical calculations, for K = 3 and M = 1, SR IRFC is 2.4 times greater than SR FC . Theoretically, the higher the slew rate, the better SR IRFC performance is achieved. In practice, the negative slew rate is limited by the bias voltage at the gate of M 6 . The positive slew rate can be restricted by the supply voltage. The structures of the cross-over connections from these current mirrors ensure that the currents added at the sources of M 5 and M 6 are in phase. To improve the matching, the sizes of transistors M 11b and M 12b are made like those of M 5 and M 6 so that the drain potentials of M 3a : M 3b and M 4a : M 4b are maintained equally. However, as the ratio, K, of the current mirror increases, the first non-dominant pole will move toward the lower-frequency zone leading to degrade the phase margin. Hence, to overcome this issue, a compensator resistor, R on, is added to the gates of transistors M 3a and M 3b . R on is implemented by transistors M 3d and M 4d , which operate in the deep triode region [19] . The value of R on is given by
The transfer function of the high-speed current mirror can be derived as:
where the pole and zero are:
The new first non-dominant pole of the ESMS amplifier is transposed as:
From (10), the value of R on can be selected such that the zero and pole have canceled each other, when w p2 = w z2 . Therefore, the non-dominant poles at the current mirror nodes, A and B, are canceled and the first non-dominant poles are added to the folding nodes, C and D. Based on the above discussion, the gain-bandwidth and phase margin of this new ESMS amplifier are enhanced without limiting the bandwidth.
From (3), the stability condition of this new ESMS amplifier can be determined by neglecting the effect of the LHP zero and considering the closed-loop transfer function, A cl (s),
In (15), as the order of the numerator is less than that of the denominator, the stability of this new ESMS amplifier depends on the denominator of A cl (s). The gain-bandwidth can be expressed as:
The gain-bandwidth can be increased by maximizing the transconductance, g m1 , of the first gain stage and minimizing the compensation capacitor C a .
With a push-pull output stage, the slew rate is limited by the biasing currents I a and I m , and the compensation capacitors C a , C m . I a and I m are the biasing currents charging or discharging the compensation capacitors C a and C m , respectively. Thus, SR ESMS is given by
By decreasing the value of C a and C m , the slew rate can also be enhanced. From the above discussions, the RFC amplifier is applied as the first gain stage and it delivers a notably enhanced performance over that of the traditional FC amplifier. As we indicated before, the proposed new ESMS amplifier is aimed to achieve a larger gain-bandwidth (>5 MHz) and a higher slew rate (>10 V/µs) compared to the reported multi-stage amplifiers. The above-discussed circuitry theory indicated that by applying a high-speed current mirror, shunt current sources, an HGB and an HSB, the transconductance, DC gain, gain-bandwidth, and the slew rate of this proposed new ESMS amplifier can be effectively enhanced.
III. EXPERIMENTS AND DISCUSSION
To validate the proposed ESMS amplifier, the proposed new enhanced scheme of a multi-stage (ESMS) amplifier is implemented by using a TSMC 0.18-µm CMOS process. The chip micrograph of this novel ESMS amplifier is shown in Figure 5 . The circuit is verified with a 1.8-V power supply, 5-pF capacitor load, and compensation capacitors (C m = 3.5 pF, C a = 7 pF). Table 1 summarizes the device sizes and small-signal parameters of the proposed ESMS amplifier. The experiment procedures and the analysis of the gainbandwidth and slew rate are as follows.
A. GAIN-BANDWIDTH AND DC GAIN RELATED SPECIFICATIONS PERFORMANCE TESTING
To investigate the feasibility of the proposed new ESMS amplifier, its simulated frequency response is compared to the conventional NMC amplifier. The proposed circuit is verified using Hspice simulation tool. Figure 6 shows the simulated open-loop AC response of this ESMS amplifier. The DC gains of this ESMS amplifier and the conventional NMC amplifier are 105.5 dB and 66.6 dB, respectively. The conventional NMC amplifier has a gain-bandwidth of 4.19 MHz with a phase margin of 57 • ; the gain-bandwidth of the ESMS amplifier is 231.77 MHz with a phase margin of 53 • . From the simulation results, the novel ESMS amplifier significantly improves the gain-bandwidth performance comparing to the conventional NMC amplifier. It can be observed that the ESMS amplifier demonstrates a significant increase in the gain-bandwidth (231.77 MHz), comparing to the conventional NMC amplifier (4.19 MHz).
In the proposed ESMS amplifier, recycling folded cascode (RFC) structure is applied in the first gain stage. In the RFC structure, M 3a : M 3b and M 4a : M 4b must maintain with a ratio of K:1. In this paper, the K value is set to 3. However, the mismatch in transistor M 3a , M 3b , and M 4a , M 4b will result in the change of K value. To analyze the impact of device mismatch, different transistor sizes in M 3a and M 4a are set to analyze the output performance. Table 2 summarizes the values of gain-bandwidth and slew rate when different transistors sizes were used. The mismatch in transistor M 3a and M 4a causes a serious impact in the gain-bandwidth and slew rate. Moreover, the impact of power supply fluctuation is also analyzed. Table 3 shows the gain-bandwidth and slew rate under different power supply (V DD ) fluctuation. The impact of process corner simulation such as FF, TT, SS on the magnitude and phase is shown in Figure 7 .
To verify the robustness of the proposed ESMS amplifier affected by mismatch and process variations, the Monte Carlo simulation of general performance with 1,000 runs is performed and shown in It is verified that the slew-rate performance of this ESMS amplifier is considerably better than that of the conventional NMC amplifier.
It can be observed that the ESMS amplifier demonstrates a better increasing in average slew rate, the new ESMS amplifier demonstrates a significant improvement in slew rate (13.25 V/µs), comparing to the conventional NMC amplifier (8.5 V/µs). For the average 1% settling time, the new ESMS amplifier improves the settling time (0.099 µs) by 1.59 times compared to that of the conventional NMC amplifier (0.157 µs).
The transient responses of the ESMS amplifier were tested under a unity-gain noninverting configuration with a 0.5-V step input and a capacitive load of 5 pF. Figure 9 shows the measured transient responses of the ESMS amplifier. The average slew rate and 1% settling time are 13.25 V/µs and 0.099 µs, respectively. The AC gain response is measured using an Agilent 8714ET RF network analyzer and a Tektronix TDS 3034B digital oscilloscope. For AC gain response measurement, the amplifier was in closed-loop unity gain configuration. A sinusoidal signal with 200 mV peak-to-peak voltage and frequency sweep from 0.3 MHz to 300 MHz, was set at input of the OTA as shown in Figure 10 . The measured AC gain response is shown in Figure 11 . Table 5 provides a summary of the performance comparison of the proposed ESMS amplifier with other previously reported amplifiers. From Table 5 , the proposed ESMS amplifier achieves better gain-bandwidth and good slew rate performances comparing to all previously reporbreakted amplifiers. According to Aminzadeh et. al., previous work [36] , the common-used figures of merits, FOM S and FOM L can be expressed as follows:
where GBW is gain-bandwidth and SR is slew rate. FOM S and FOM L are used to verify the small-signal and large-signal capabilities among different topologies. To eliminate the effect due to different supply voltages, IFOM S and IFOM L should also be considered. The equations of IFOM S and IFOM L can be expressed as follows:
where I VDD is the bias current of the amplifier [36] . The proposed ESMA amplifier scheme shows an improvement in FOM S , FOM L , IFOM S , and IFOM L compared to the NMC structure for the same value of load capacitor. Moreover, the operations comparison of the proposed ESMS amplifier and some latest works are shown in Table 6 . From Table 6 , the experiment results indicated that the proposed ESMA amplifier's gain-bandwidth (231.77 MHz) is superior to the GBW of the conventional multi-stage amplifiers. Also, the slew rate (13.25 V/µs) shows a slightly better than the SR of the conventional multi-stage amplifiers.
IV. CONCLUSION
This paper proposes a novel enhanced scheme of multi-stage (ESMS) amplifier to enhance the gain-bandwidth and the slew rate. By applying a recycling frequency cascade (RFC) with a shunt current source, two high-speed current mirrors, a high-speed block (HSB), and a high-gain block (HGB), this new scheme is constructed. The proposed ESMS amplifier is simulated by using a TSMC 0.18-µm CMOS process and has confirmed the theoretical results. With a 1.8-V power supply, 5-pF/1-k load, the proposed ESMS achieves 105.5 dB DC gain, 231.77 MHz gain-bandwidth, and 13.25 V/µs average slew rate. These results indicate that the proposed ESMS amplifier had better figures of merits, FOM S , FOM L , IFOM S , and IFOM L , compared to an NMC amplifier with the same value of the load capacitor. Based on the experiment results, the gain-bandwidth increased by 55.32 times and the average slew rate improved by 1.55 times than the conventional NMC amplifier.
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